PER Firmware
Loading...
Searching...
No Matches
rcc.h
Go to the documentation of this file.
1
7
#ifndef __PHAL_G4_RCC_H__
8
#define __PHAL_G4_RCC_H__
9
10
#include <stdbool.h>
11
#include <stdint.h>
12
13
#include "stm32g474xx.h"
14
21
typedef
enum
{
22
PHAL_RCC_HSI_16MHZ
,
23
PHAL_RCC_HSI_170MHZ
,
24
PHAL_RCC_HSE_16MHZ
,
25
PHAL_RCC_HSE_170MHZ
,
26
}
PHAL_RCC_Mode_t
;
27
48
void
PHAL_RCC_init
(
PHAL_RCC_Mode_t
mode);
49
51
uint32_t
PHAL_RCC_getSystemClockHz
(
void
);
52
54
uint32_t
PHAL_RCC_getAHBClockHz
(
void
);
55
57
uint32_t
PHAL_RCC_getAPB1ClockHz
(
void
);
58
60
uint32_t
PHAL_RCC_getAPB2ClockHz
(
void
);
61
62
#endif
// __PHAL_G4_RCC_H__
PHAL_RCC_Mode_t
PHAL_RCC_Mode_t
Supported system clock configurations.
Definition
rcc.h:21
PHAL_RCC_HSI_170MHZ
@ PHAL_RCC_HSI_170MHZ
Definition
rcc.h:23
PHAL_RCC_HSI_16MHZ
@ PHAL_RCC_HSI_16MHZ
Definition
rcc.h:22
PHAL_RCC_HSE_16MHZ
@ PHAL_RCC_HSE_16MHZ
Definition
rcc.h:24
PHAL_RCC_HSE_170MHZ
@ PHAL_RCC_HSE_170MHZ
Definition
rcc.h:25
PHAL_RCC_init
void PHAL_RCC_init(PHAL_RCC_Mode_t mode)
Configure the system, AHB, APB1, and APB2 clocks for a supported clock tree.
Definition
rcc.c:58
PHAL_RCC_getSystemClockHz
uint32_t PHAL_RCC_getSystemClockHz(void)
Definition
rcc.c:69
PHAL_RCC_getAPB1ClockHz
uint32_t PHAL_RCC_getAPB1ClockHz(void)
Definition
rcc.c:77
PHAL_RCC_getAPB2ClockHz
uint32_t PHAL_RCC_getAPB2ClockHz(void)
Definition
rcc.c:81
PHAL_RCC_getAHBClockHz
uint32_t PHAL_RCC_getAHBClockHz(void)
Definition
rcc.c:73
firmware
common
phal_G4
rcc
rcc.h
Generated by
1.12.0