PER Firmware
Loading...
Searching...
No Matches
PHAL_ADC_Config_t Struct Reference

Static configuration for one ADC instance. More...

#include <adc.h>

Collaboration diagram for PHAL_ADC_Config_t:
[legend]

Public Attributes

ADC_TypeDef * instance
 
const PHAL_ADC_ChannelConfig_tchannels
 
size_t channel_count
 

Detailed Description

Static configuration for one ADC instance.

Everything else is fixed by the driver:

  • 12-bit resolution, right-aligned data
  • continuous conversion engine with circular DMA (each transfer keeps refreshing the destination buffer)
  • ADC clock = HCLK / 4 (4 MHz @ 16 MHz HCLK, 42.5 MHz @ 170 MHz HCLK)
  • no oversampling, no hardware trigger (software start only)

Member Data Documentation

◆ channel_count

size_t PHAL_ADC_Config_t::channel_count

entries in channels[], 1 - 16

◆ channels

const PHAL_ADC_ChannelConfig_t* PHAL_ADC_Config_t::channels

sequence, converted in array order

◆ instance

ADC_TypeDef* PHAL_ADC_Config_t::instance

ADC1, ADC2, ADC3 or ADC4


The documentation for this struct was generated from the following file: